![random numebr generator random numebr generator](https://www.nanowerk.com/spotlight/id47408_1l.jpg)
Our TRNGs that use SR latches are small enough to be implemented in embedded devices. The power consumption and circuit scale of our TRNGs are 0.27 mW and 1240.5 gates, respectively.
![random numebr generator random numebr generator](https://cdn.shopify.com/s/files/1/0092/6485/7152/products/qrng1_3d_cad_1200x.jpg)
![random numebr generator random numebr generator](https://eenews.cdnartwhere.eu/sites/default/files/styles/inner_article/public/sites/default/files/images/2020-04-30-eenews-jh-qrn.jpg)
With these tests, we are able to confirm that our TRNGs are highly robust against environmental stress. We also perform an independent and identically distributed (IID) test and calculate min-entropy according to the SP800-90B. Our TRNGs pass the SP800-90B health tests and the AIS20/31 statistical tests in changing temperatures (from −20 to 60 ☌) and voltages (1.80 ± 0.15 V). Random numbers are generated by XORing the outputs of 256 SR latches. In this paper, we fabricate and evaluate 39 TRNGs using SR latches on 0.18 μm ASICs. This enables compact implementation and generates high-entropy random numbers.
RANDOM NUMEBR GENERATOR GENERATOR
A true random number generator (TRNG) is proposed and evaluated by field-programmable gate arrays (FPGA) implementation that generates random numbers by exclusive-ORing (XORing) the outputs of many SR latches (Hata and Ichikawa, IEICE Trans.